

IN THE UNITED STATES PATENT AND TRADEMARK TO THE LABOR OF THE PATENT AND TRADEMARK TO THE PATENT AND TRADEMARK TO

Patent Application

Applicant(s): Jonathan H. Fischer

Case:

41

Serial No.:

10/002,028

Filing Date:

November 15, 2001

Group:

2828

Examiner:

Leith A. Al-Nazer

Title:

Optical Source Driver with Improved Input Stage

AFFIDAVIT UNDER 37 C.F.R. §1.131

I, the undersigned, hereby declare and state as follows:

- 1. I am the sole inventor of the invention described and claimed in the above-referenced U.S. patent application.
- 2. On or about January 24, 2001, I prepared a description of the invention, relating to an optical source driver with an improved input stage, that is the subject of the above-referenced application. I initialed and dated the description. I included in the description a number of computer-generated schematic diagrams, which are dated January 24, 2001. A copy of the description is attached hereto as Exhibit 1.
- 3. The description in Exhibit 1 evidences conception of an invention falling within one or more of the claims of the application.
 - 4. I continued to work on the invention in the spring and early summer of 2001.

5. In the early summer of 2001, I brought the invention to the attention of the legal department of Agere Systems Inc. ("Agere") for consideration for possible patent protection.

6. Agere subsequently engaged an outside counsel patent attorney, Joseph B. Ryan of Ryan,

Mason & Lewis, LLP, to prepare and file a patent application on the invention. In the late summer

and fall of 2001, I worked with Mr. Ryan in preparing the application, and the application was filed

on November 15, 2001.

7. All statements made herein of my own knowledge are true, and all statements made on

information and belief are believed to be true.

8. I understand that willful false statements and the like are punishable by fine or

imprisonment, or both, under 18 U.S.C. §1001, and may jeopardize the validity of the application

or any patent issuing thereon.

Date: FEB 7, 2003

Jonathan H. Fischer

MOS DIFF PAIR INPUT FOR THE CLOCK DRIVER

J.N. FISCHER

1/24/2001

SUMMARY: BY GOING TO A UNITY GAIN INPUT DIFFERENTIAL

PAIR, THE CMOS DEVICES ARE SMALL ENOUGH


NOT TO LIMIT CIRCUIT SPEED WHILE

AVOIDING THE ZV DIFFERENTIAL

INPUT VOLTAGE CONSTRAINT WITH A

SIGE BIPOLAR INPUT STAGE





CONSTRAINTS: DIFF PAIR TO STEER > 0.9 x IT WITH VIN = ± 0.10"

Vin= Vgs, - Vgs2

$$V_{in} = \sqrt{\frac{zI}{kp}} \left[\sqrt{q} - \sqrt{1-q} \right]$$

FIG. 1 SHOWS A PLOT OF b= Va -VI-à

FIG. 2 IS AN EXPANDED VIEW OF THE REGION WHERE 90% OF I IS STEERED TO ONE LEG.

b(0.1) = -0.632] POINT TAKEN FROM SPLUS CALCULATION
b(0.9) = 0.632] WHERE a: O.1, O.9 RESPECTIVELY,



Vin= 0.632 \[\frac{zI}{kp\frac{w}{z}} \] TO STEER 90% OF I TO ONE SIDE OF THE

DIFFERENTIAL PAIR (1)

EQU(1) CAN NOW BE REARRANGED TO FIND & FOR
A GIVEN I & VIN

Vin = 100 mV TO MEET Opto SINGLE - ENDED DAINE SPEC OF TOO TOV PEAR

$$\frac{V}{L} = \frac{2I}{kp} \frac{\left[0.632\right]^2}{V_{in}^2}$$

$$= \frac{2\left[400MA\right]}{\left[180MA/2\right]\left[0.10\right]}$$

$$\frac{w}{L} = \frac{800}{0.01} = 800$$

FOR L= 0,32MM [Leffmax = 0,36 AFTER PROCESSING]

WZ 800 X 0,36 MM

W > 288 MM

NOTE: IF VINMIN WAS ZOOMV, WMIN WOULD BE & THIS SIZE (72MM FOR ZOOMV INPUT VOLTAGE).

Fig. 3 show the first test circuit.

AS CAN BE SEEN IN FIG Y, THE PARASITIC CAPITANCE FROM MIGHIZ KILLED THE RESPONSE. THE TIME CONSTAINT IS 2 4 KLOCK PERSODS [AT 2.5 6b)s].

TAKING A DIFFERENT VIEW, THE INPUT DIFF AMP SERVES TWO KEY FUNCTIONS; I, ISOLATE THE SECOND AMP FROM THE INPUT COMMON MODE SIGNAL SO THE STAGE CAN USE THE LEVEL SHIFTING DIODE, QIO, TO ELIMINATE ONE SET OF EMITTER FOLLOWERS IN THE CLOCK DRIVER OUT PUT STAGE [REDUCE COMMON MODE RINGING]

IF POSSIBLE, USE CMOS INPUTS TO ALLOW RAIL-TO-RAIL
IN PUT SWING WITH OUT RISKING BI-POLAR EMITTER-BASE
BREAK DOWN,
THE CMOS INPUTS ALSO OPENUP THE POSSABILITY OF USING & STANDARD
ESD PROTECTION,

SINCE THE BULK OF ANY SIGNAL GAIN CAN RELEFT TO THE Q8-Q9

OFF PAIR, REPUCE THE WIDTH OF MINAMIZ FOR UNITY

OFF PAIR, REPUCE THE WIDTH OF MINAMIZ FOR UNITY

OFFERENTIAL GAIN, RECALL THAT THE ONLY REASON THE

OFFERENTIAL GAIN, RECALL THAT THE CLOCK BYFFER

WELL KNOWN

FIRST DIFF PAIR WAS ADDED TO THE CLOCK WELL KNOWN

FIRST DIFF PAIR WAS ADDED TO THE CLOCK THAN THE ONE

WAS TO PROVIDE THE SECOND AMP WITH A

COMMON MODE SIGNAL THAT IS I-VBE LOWER THAN THE ONE

OFFER AMP CASE.

THE ZYITKYA 2.566/5 TRANSCEIVER SPECIFICATION:

CMLINDUT SIGNAL RAINGE; 300 MUP-P [150 MUP-M] TO 160/P-P [0.84P]

DIFFERENTIAL

AND 150 MUP-P [75MUPONK] TO BOOMUP-P [0.44P]

SINGLE-ENDED - SYITEM SPEC) ONLY

SINGLE-ENDED - SYITEM SPECENTIAL INPUT.

GABONTEED FOR PIFFERENTIAL INPUT.


FOCUSING ON THE SMALL DRIVE CASE,


FIG. 5 SHOWS THE RESPONSE FOR LOOMUPEAK DRIVE WITH MIND SCALED BOUNTO 24. THE DIFF PAIR ONLY

STEERS & THE TAIL CURRENT INSTEAD OF >90 % FOR THE ORIGINAL DEVICE SIZES, STILL, IT LOOKS TO BE 6000 ENOUGH.

FIG. 6 SHOWS THE RESPONSE WITH MILL REDUCED TO 20MM DITTER OUT PUT WAS REDUCED BY 3% FROM THE SECOND DITTERAL OUT PUT WAS REDUCED BY 3% FROM 1HAT IN FIG.5, FOR NOW, KEEP MILL = 24MM O.32MM.

FIG. 7 SHOWS THE REVISED SCHEMATIC.





LTCH: Ø – BYPASS FF, SHUT DOWN CLOCK BUFFI 1 – FF USED, BUFFER ACTIVE


F16, 3

libName = TOP_L!BRARY cellName = clkin3


lastSchematicExtraction = Wed Jon 24 11:06:12 2001














F16, 6





LTCH: Ø – BYPASS FF, SHUT DOWN CLOCK BUFFE 1 – FF USED, BUFFER ACTIVE

lastSchematicExtraction - Wed Jan 24 16:02:11 2001

libName = TOP_LIBRARY

cellName = clkin3

()